Senior Principal DFT Design Engineer at SECURE IC - France
Startup Jobs
Competitive
Posted Sep 14, 2026
Role Overview
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression...
Ohio, U.S.
Source Attribution
This position is sourced directly from startup_jobs. All application materials will be submitted to the original hiring manager.
View Source Listing →